



# MICROCHIP PIC10F200/202/204/206

## Memory Programming Specification

This document includes the programming specifications for the following devices:

- PIC10F200
- PIC10F202
- PIC10F204
- PIC10F206

### 1.0 PROGRAMMING THE PIC10F200/202/204/206

The PIC10F200/202/204/206 is programmed using a serial method. The Serial mode will allow the PIC10F200/202/204/206 to be programmed while in the user's system. This allows for increased design flexibility. This programming specification applies to PIC10F200/202/204/206 devices in all packages.

#### Pin Diagrams




TABLE 1-1: PIN DESCRIPTIONS (DURING PROGRAMMING): PIC10F200/202/204/206

Pin Name	During Programming		
	Function	Pin Type	Pin Description
GP1	ICSPCLK	I	Clock input – Schmitt Trigger input
GP0	ICSPDAT	I/O	Data input/output – Schmitt Trigger input
MCLR/VPP	Program/Verify mode	p <sup>(1)</sup>	Program Mode Select
VDD	VDD	P	Power Supply
VSS	VSS	P	Ground

**Legend:** I = Input, O = Output, P = Power

**Note 1:** In the PIC10F200/202/204/206, the programming high voltage is internally generated. To activate the Program/Verify mode, high voltage of IHH current capability (see Table 6-1) needs to be applied to the MCLR input.

## 2.0 MEMORY MAPPING

### 2.1 User Program Memory Map

The user memory space extends from (0x000-0x0FF) on the PIC10F200/204 and (0x000-0x1FF) on the PIC10F202/206. In Program/Verify mode, the program memory space extends from (0x000-0x1FF) for the PIC10F200/204 and (0x000-0x3FF) for the PIC10F202/206. The first half, (0x000-0x0FF) and (0x000-0x1FF) respectively, is user program memory. The second half, (0x100-0x1FF) and (0x200-0x3FF) respectively, is configuration memory. The PC will increment from (0x000-0x0FF) and (0x000-0x1FF) respectively, then to 0x100 and 0x200, respectively (not to 0x000).

In the configuration memory space, 0x100-0x13F for the PIC10F200/204 and 0x200-0x23F for the PIC10F202/206 are physically implemented. However, only locations 0x100-0x103 and 0x200-0x203 are available. Other locations are reserved.

### 2.2 User ID Locations

A user may store Identification Information (ID) in four user ID locations. The user ID locations are mapped in [0x100:0x103] and [0x200:0x203], respectively. It is recommended that the user use only the four Least Significant bits (LSb) of each user ID location and program the upper 8 bits as '1's. The user ID locations read out normally, even after code protection is enabled. It is recommended that user ID location is written as '1111 1111 bbbb' where 'bbbb' is user ID information.

### 2.3 Configuration Word

The Configuration Word is located at 0x1FF and 0x3FF, respectively. It is only available upon Program mode entry. Once an Increment Address command is issued, the Configuration Word is no longer accessible, regardless of the address of the program counter.

### 2.4 Oscillator Calibration Bits


The oscillator calibration bits are stored at the Reset vector as the operand of a `MOVLW` instruction. Programming interfaces must allow users to program the calibration bits themselves for custom trimming of the INTOSC. Capability for programming the calibration bits when programming the entire memory array must also be maintained for backwards compatibility.

## 2.5 Backup OSCCAL Value


The backup OSCCAL value 0x104/0x204 is a factory reserved location where the OSCCAL value is stored during testing of the INTOSC. This location is not erased during a standard bulk erase, but is erased if the PC is moved into configuration memory prior to invoking a bulk erase.

If this value is erased, it is the user's responsibility to rewrite it back to this location for future use.

**FIGURE 2-1: PIC10F200/204 PROGRAM MEMORY MAP**



**FIGURE 2-2: PIC10F202/206 PROGRAM MEMORY MAP**



## 3.0 COMMANDS AND ALGORITHMS

### 3.1 Program/Verify Mode

The Program/Verify mode is entered by holding pins ICSPCLK and ICSPDAT low while raising VDD pin from VIL to VDD. Then raise VPP from VIL to VIH. Once in this mode, the user program memory and configuration memory can be accessed and programmed in serial fashion. Clock and data are Schmitt Trigger input in this mode.


The sequence that enters the device into the Programming/Verify mode places all other logic into the Reset state (the MCLR pin was initially at VIL). This means that all I/O are in the Reset state (high-impedance inputs).

#### 3.1.1 PROGRAMMING

The programming sequence loads a word, programs, verifies, and finally increments the PC.

Program/Verify mode entry will set the address to 0x1FF for the PIC10F200/204 and 0x3FF for the PIC10F202/206. The Increment Address command will increment the PC. The available commands are shown in Table 3-1.

**FIGURE 3-1: ENTERING HIGH VOLTAGE PROGRAM/VERIFY MODE**



**TABLE 3-1: COMMAND MAPPING FOR PIC10F200/202/204/206**

Command	Mapping (MSb ... LSb)						Data
Load Data for Program Memory	x	x	0	0	1	0	0, data (14), 0
Read Data from Program Memory	x	x	0	1	0	0	0, data (14), 0
Increment Address	x	x	0	1	1	0	
Begin Programming	x	x	1	0	0	0	Externally Timed
End Programming	x	x	1	1	1	0	
Bulk Erase Program Memory	x	x	1	0	0	1	Internally Timed

#### 3.1.2 SERIAL PROGRAM/VERIFY OPERATION

The ICSPCLK pin is used for clock input and the ICSPDAT pin is used for data input/output during serial operation. To input a command, the clock pin is cycled six times. Each command bit is latched on the falling edge of the clock with the LSb of the command being input first. The data must adhere to the setup (TSET1) and hold (THLD1) times with respect to the falling edge of the clock (see Table 6-1).

Commands that do not have data associated with them are required to wait a minimum of TDLY2 measured from the falling edge of the last command clock to the rising edge of the next command clock (see Table 6-1). Commands that do have data associated with them (Read and Load) are also required to wait TDLY2 between the command and the data segment measured from the falling edge of the last command clock to the rising edge of the first data clock. The data segment, consisting of 16 clock cycles, can begin after this delay.

**Note:** After every End Programming command, a delay of TDIS is required.

The first and last clock pulses during the data segment correspond to the Start and Stop bits respectively. Input data is a "don't care" during the Start and Stop cycles. The 14 clock pulses between the Start and Stop cycles clock the 14 bits of input/output data. Data is transferred LSb first.


During Read commands, in which the data is output from the PIC10F200/202/204/206, the ICSPDAT pin transitions from the high-impedance input state to the low-impedance output state at the rising edge of the second data clock (first clock edge after the Start cycle). The ICSPDAT pin returns to the high-impedance state at the rising edge of the 16th data clock (first edge of the Stop cycle). See Figure 3-3.

The commands that are available are described in Table 3-1.

### 3.1.2.1 LOAD DATA FOR PROGRAM MEMORY

After receiving this command, the chip will load in a 14-bit "data word" when 16 cycles are applied, as described previously. Because this is a 12-bit core, the two MSb's of the data word are ignored. A timing diagram for the Load Data command is shown in Figure 3-2.

**FIGURE 3-2: LOAD DATA COMMAND (PROGRAM/VERIFY)**




### 3.1.2.2 READ DATA FROM PROGRAM MEMORY

After receiving this command, the chip will transmit data bits out of the program memory (user or configuration) currently addressed, starting with the second rising edge of the clock input. The data pin will go into Output mode on the second rising clock edge, and it will revert to Input mode (high-impedance) after the 16th rising edge. Because this is a 12-bit core, the two MSBs of the 14-bit word will be read as '0's.

If the program memory is code protected ( $\overline{CP} = 0$ ), portions of the program memory will be read as zeros. See **Section 5.0 "Code Protection"** for details.

**FIGURE 3-3: READ DATA FROM PROGRAM MEMORY COMMAND**




### 3.1.2.3 INCREMENT ADDRESS

The PC is incremented when this command is received. A timing diagram of this command is shown in Figure 3-4.

It is not possible to decrement the address counter. To reset this counter, the user must either exit and re-enter Program/Verify mode or increment the PC from 0x1FF for the PIC10F200/204 or 0x3FF for the PIC10F202/206 to 0x000.


**FIGURE 3-4: INCREMENT ADDRESS COMMAND**



### 3.1.2.4 BEGIN PROGRAMMING (Externally Timed)

A Load command must be given before every Begin Programming command. Programming will begin after this command is received and decoded. Programming requires (T<sub>PROG</sub>) time and is terminated using an End Programming command. This command programs the current location, no erase is performed.


**FIGURE 3-5: BEGIN PROGRAMMING (EXTERNALLY TIMED)**



### 3.1.2.5 END PROGRAMMING

The End Programming command terminates the program process. A delay of  $T_{DIS}$  (see Table 6-1) is required before the next command to allow the internal programming voltage to discharge (see Figure 3-6).

**FIGURE 3-6: END PROGRAMMING (EXTERNALLY TIMED)**



### 3.1.2.6 BULK ERASE PROGRAM MEMORY

After this command is performed, the entire program memory and configuration word is erased.

**Note:** A fully erased part will read '1's in every program memory location.

**Note:** The oscillator calibration bits are erased if a bulk erase is invoked. They must be read and saved prior to erasing the device and restored during the programming operation. Oscillator calibration bits are stored at the Reset vector as the operand of a `MOVLW` instruction.

To perform a bulk erase of the program memory and configuration fuses, the following sequence must be performed (see Figure 3-12).

1. Read and save 0x0FF/0x1FF oscillator calibration bits and 0x104/0x204 backup OSCCAL bits into computer/programmer temporary memory.
2. Enter Program/Verify mode. PC is set to configuration word address.
3. Perform a Bulk Erase Program Memory command.
4. Wait  $T_{ERA}$  to complete bulk erase.
5. Restore OSCCAL bits.

To perform a full device bulk erase of the program memory, configuration fuses, user IDs and backup OSCCAL value, the following sequence must be performed (see Figure 3-13).


1. Read and save 0x0FF/0x1FF oscillator calibration bits and 0x104/0x204 backup OSCCAL bits into computer/programmer temporary memory.
2. Enter Program/Verify mode.
3. Increment PC to 0x200/400 (first user ID location).
4. Perform a Bulk Erase command.
5. Wait  $T_{ERA}$  to complete bulk erase.
6. Restore OSCCAL bits.
7. Restore backup OSCCAL bits.

**TABLE 3-2: BULK ERASE RESULTS**


PC =	Program Memory Space		Configuration Memory Space		
	Program Memory	Reset Vector	Configuration Word	User ID	Backup OSCAL
Configuration Word or Program Memory Space	E	E	E	U	U
First User ID Location	E	E	E	E	E

**Legend:** E = Erased, U = Unaffected


**FIGURE 3-7: BULK ERASE PROGRAM MEMORY COMMAND**




**FIGURE 3-8: READING AND TEMPORARY SAVING OF THE OSCCAL CALIBRATION BITS**




**FIGURE 3-9: RESTORING/PROGRAMMING THE OSCCAL CALIBRATION BITS**




**FIGURE 3-10: PROGRAM FLOWCHART – PIC10F200/202/204/206 PROGRAM MEMORY**




**FIGURE 3-11: PROGRAM FLOWCHART – PIC10F200/202/204/206 CONFIGURATION MEMORY**



**FIGURE 3-12: PROGRAM FLOWCHART – ERASE PROGRAM MEMORY, CONFIGURATION WORD**



**FIGURE 3-13: PROGRAM FLOWCHART – ERASE PROGRAM MEMORY, CONFIGURATION WORD AND USER ID**




---

---

## 4.0 CONFIGURATION WORD

The PIC10F200/202/204/206 has several configuration bits. These bits can be programmed (reads '0') or left unchanged (reads '1'), to select various device configurations.

**FIGURE 4-1: CONFIGURATION WORD – PIC10F200/202/204/206**



bit 11-5: **Unimplemented:** Read as '1'

bit 4: **MCLRE:** Master Clear Enable bit

1 = RB3/ $\overline{\text{MCLR}}$  pin functions as  $\overline{\text{MCLR}}$

0 = RB3/ $\overline{\text{MCLR}}$  pin functions as RB3,  $\overline{\text{MCLR}}$  internally tied to VDD

bit 3:  **$\overline{\text{CP}}$ :** Code Protection bit

1 = Code protection off

0 = Code protection on

bit 2: **WDTE:** Watchdog Timer Enable bit

1 = WDT enabled

0 = WDT disabled

bit 1-0: **Unimplemented:** Read as '1' <sup>(1)</sup>

**Note 1:** On the PIC10F200/202/204/206, the only available oscillator selection is 4 MHz INTOSC. Therefore, bits FOSC <1:0> are unimplemented.

---

---

## 5.0 CODE PROTECTION

For the PIC10F200/202/204/206, once code protection is enabled, all program memory locations 0x040-0x0FE (F200/204) and 0x040-x1FE (F202/206) inclusive, read all '0's. Program memory locations 0x000-0x03F, 0x0FF (F200/204) and 0x1FF (F202/206) are always unprotected. The user ID locations, backup OSCCAL locations, and the configuration word read out in an unprotected fashion. It is possible to program the user ID locations, backup OSCCAL locations and the configuration word after code-protect is enabled.

### 5.1 Disabling Code Protection

It is recommended that the following procedure be performed before any other programming is attempted. It is also possible to turn code protection off ( $\overline{CP} = 1$ ) using this procedure. However, ***all data within the program memory will be erased when this procedure is executed, and thus, the security of the code is not compromised.***

To disable code-protect:

- a) Enter Program mode.
- b) Execute Bulk Erase Program Memory command (001001).
- c) Wait TERA.

### 5.2 Embedding Configuration Word and User ID Information in the Hex File

**Note:** To allow portability of code, the programmer is required to read the configuration word and user ID locations from the hex file when loading the hex file. If configuration word information was not present in the hex file, then a simple warning message may be issued. Similarly, while saving a hex file, configuration word and user ID information must be included. An option to not include this information may be provided. Microchip Technology Incorporated feels strongly that this feature is important for the benefit of the end customer.

## 5.3 Checksum Computation

### 5.3.1 CHECKSUM

Checksum is calculated by reading the contents of the PIC10F200/202/204/206 memory locations and adding up the opcodes up to the maximum user addressable location (e.g., 0x1FF for the PIC10F202/206). Any carry bits exceeding 16 bits are neglected. Finally, the configuration word (appropriately masked) is added to the checksum. Checksum computation for the PIC10F200/202/204/206 is shown in Table 5-2.

The checksum is calculated by summing the following:

- The contents of all program memory locations
- The configuration word, appropriately masked
- Masked user ID locations (when applicable)

The Least Significant 16 bits of this sum is the checksum.

The following table describes how to calculate the checksum for each device.

<b>Note:</b> The checksum calculation differs depending on the code-protect setting. The configuration word and user ID locations can always be read regardless of the code protect settings.
---

**TABLE 5-1: CHECKSUM COMPUTATIONS – PIC10F200/204<sup>(1)</sup>**

Device	Code Protect	Checksum*	Blank Value	0x723 at 0 and Max Address
PIC10F200/204	OFF	SUM[0x000:0x0FE] + CFGW & 0x01C	0xEF1D	0xDD65
	ON	SUM[0x00:0x3F] + CFGW & 0x01C + SUM_ID	0xFFD3	0xF6F7

**Legend:** CFGW = Configuration Word  
SUM[a:b] = [Sum of locations a to b inclusive]  
SUM\_ID = User ID locations masked by 0xF then made into a 16-bit value with ID0 as the Most Significant nibble.

For example, ID0 = 0x1, ID1 = 0x2, ID2 = 0x3, ID3 = 0x4, then SUM\_ID = 0x1234.

\*Checksum = [Sum of all the individual expressions] MODULO [0xFFFF]

+ = Addition

& = Bitwise AND

**Note 1:** Checksum shown assumes that SUM\_ID contains the unprotected checksum.

**TABLE 5-2: CHECKSUM COMPUTATIONS – PIC10F202/206<sup>(1)</sup>**

Device	Code Protect	Checksum*	Blank Value	0x723 at 0 and Max Address
PIC10F202/206	OFF	SUM[0x000:0x1FE] + CFGW & 0x01C	0xEE1D	0xDC65
	ON	SUM[0x00:0x3F] + CFGW & 0x01C + SUM_ID	0xFFD3	0xF6F7

**Legend:** CFGW = Configuration Word  
SUM[a:b] = [Sum of locations a to b inclusive]  
SUM\_ID = User ID locations masked by 0xF then made into a 16-bit value with ID0 as the Most Significant nibble.

For example, ID0 = 0x1, ID1 = 0x2, ID2 = 0x3, ID3 = 0x4, then SUM\_ID = 0x1234.

\*Checksum = [Sum of all the individual expressions] MODULO [0xFFFF]

+ = Addition

& = Bitwise AND

**Note 1:** Checksum shown assumes that SUM\_ID contains the unprotected checksum.

## 6.0 PROGRAM/VERIFY MODE ELECTRICAL CHARACTERISTICS

**TABLE 6-1: AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE**

AC/DC Characteristics		Standard Operating Conditions (unless otherwise stated)				
		Operating Temperature		10°C ≤ TA ≤ 40°C		
		Operating Voltage		4.5V ≤ VDD ≤ 5.5V		
Sym	Characteristics	Min	Typ	Max	Units	Conditions/Comments
<b>General</b>						
VDDPROG	VDD level for read/write operations, program memory	TBD	—	5.5	V	
VDDERA	VDD level for bulk erase/write operations, program memory	4.5	—	5.5	V	
IDDPROG	IDD level for read/write operations, program memory	TBD		TBD	mA	
IDDERA	IDD level for bulk erase/write operations, program memory	TBD		TBD	mA	
VIHH	High voltage on MCLR for Program/Verify mode entry	12.5	—	13.5	V	
IIHH	MCLR pin current during Program/Verify mode		0.5	TBD	mA	
TVHHR	MCLR rise time (VSS to VIHH) for Program/Verify mode entry	—	—	1.0	μs	
TPPDP	Hold time after VPP↑	5	—	—	μs	
VIH1	(ICSPCLK, ICSPDAT) input high-level	0.8 VDD	—	—	V	
VIL1	(ICSPCLK, ICSPDAT) input low-level	—	—	0.2 VDD	V	
TSET0	ICSPCLK, ICSPDAT setup time before MCLR↑ (Program/Verify mode selection pattern setup time)	100	—	—	ns	
THLD0	ICSPCLK, ICSPDAT hold time after MCLR↑ (Program/Verify mode selection pattern setup time)	5	—	—	μs	
<b>Serial Program/Verify</b>						
TSET1	Data in setup time before clock↓	100	—	—	ns	
THLD1	Data in hold time after clock↓	100	—	—	ns	
TDLY1	Data input not driven to next clock input (delay required between command/data or command/command)	1.0	—	—	μs	
TDLY2	Delay between clock↓ to clock↑ of next command or data	1.0	—	—	μs	
TDLY3	Clock↑ to data out valid (during Read Data)		—	80	ns	
TERA	Erase cycle time	—	6	10 <sup>(1)</sup>	ms	
TPROG	Programming cycle time (externally timed)	—	1	2 <sup>(1)</sup>	ms	
TDIS	Time delay for internal programming voltage discharge	100	—	—	μs	
TRESET	Time between exiting Program mode with VDD and VPP at GND and then re-entering Program mode by applying VDD.	—	10	—	ms	

**Legend:** TBD = To Be Determined.

**Note 1:** Minimum time to ensure that function completes successfully over voltage, temperature and device variations.

---

---

**Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

---

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

**Trademarks**

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart and rfPIC are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartShunt and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, Select Mode, SmartSensor, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2004, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.

**QUALITY MANAGEMENT SYSTEM**  
**CERTIFIED BY DNV**  
**== ISO/TS 16949:2002 ==**

*Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.*



## WORLDWIDE SALES AND SERVICE

### AMERICAS

#### Corporate Office

2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support: 480-792-7627  
Web Address: <http://www.microchip.com>

#### Atlanta

3780 Mansell Road, Suite 130  
Alpharetta, GA 30022  
Tel: 770-640-0034  
Fax: 770-640-0307

#### Boston

2 Lan Drive, Suite 120  
Westford, MA 01886  
Tel: 978-692-3848  
Fax: 978-692-3821

#### Chicago

333 Pierce Road, Suite 180  
Itasca, IL 60143  
Tel: 630-285-0071  
Fax: 630-285-0075

#### Dallas

4570 Westgrove Drive, Suite 160  
Addison, TX 75001  
Tel: 972-818-7423  
Fax: 972-818-2924

#### Detroit

Tri-Atria Office Building  
32255 Northwestern Highway, Suite 190  
Farmington Hills, MI 48334  
Tel: 248-538-2250  
Fax: 248-538-2260

#### Kokomo

2767 S. Albright Road  
Kokomo, IN 46902  
Tel: 765-864-8360  
Fax: 765-864-8387

#### Los Angeles

18201 Von Karman, Suite 1090  
Irvine, CA 92612  
Tel: 949-263-1888  
Fax: 949-263-1338

#### San Jose

1300 Terra Bella Avenue  
Mountain View, CA 94043  
Tel: 650-215-1444  
Fax: 650-961-0286

#### Toronto

6285 Northam Drive, Suite 108  
Mississauga, Ontario L4V 1X5, Canada  
Tel: 905-673-0699  
Fax: 905-673-6509

### ASIA/PACIFIC

#### Australia

Suite 22, 41 Rawson Street  
Epping 2121, NSW  
Australia  
Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755

#### China - Beijing

Unit 706B  
Wan Tai Bei Hai Bldg.  
No. 6 Chaoyangmen Bei Str.  
Beijing, 100027, China  
Tel: 86-10-85282100  
Fax: 86-10-85282104

#### China - Chengdu

Rm. 2401-2402, 24th Floor,  
Ming Xing Financial Tower  
No. 88 TIDU Street  
Chengdu 610016, China  
Tel: 86-28-86766200  
Fax: 86-28-86766599

#### China - Fuzhou

Unit 28F, World Trade Plaza  
No. 71 Wusi Road  
Fuzhou 350001, China  
Tel: 86-591-7503506  
Fax: 86-591-7503521

#### China - Hong Kong SAR

Unit 901-6, Tower 2, Metroplaza  
223 Hing Fong Road  
Kwai Fong, N.T., Hong Kong  
Tel: 852-2401-1200  
Fax: 852-2401-3431

#### China - Shanghai

Room 701, Bldg. B  
Far East International Plaza  
No. 317 Xian Xia Road  
Shanghai, 200051  
Tel: 86-21-6275-5700  
Fax: 86-21-6275-5060

#### China - Shenzhen

Rm. 1812, 18/F, Building A, United Plaza  
No. 5022 Binhe Road, Futian District  
Shenzhen 518033, China  
Tel: 86-755-82901380  
Fax: 86-755-8295-1393

#### China - Shunde

Room 401, Hongjian Building, No. 2  
Fengxiangnan Road, Ronggui Town, Shunde  
District, Foshan City, Guangdong 528303, China  
Tel: 86-757-28395507 Fax: 86-757-28395571

#### China - Qingdao

Rm. B505A, Fullhope Plaza,  
No. 12 Hong Kong Central Rd.  
Qingdao 266071, China  
Tel: 86-532-5027355 Fax: 86-532-5027205

#### India

Divyasree Chambers  
1 Floor, Wing A (A3/A4)  
No. 11, O'Shaughnessy Road  
Bangalore, 560 025, India  
Tel: 91-80-22290061 Fax: 91-80-22290062

#### Japan

Benex S-1 6F  
3-18-20, Shinyokohama  
Kohoku-Ku, Yokohama-shi  
Kanagawa, 222-0033, Japan  
Tel: 81-45-471- 6166 Fax: 81-45-471-6122

#### Korea

168-1, Youngbo Bldg. 3 Floor  
Samsung-Dong, Kangnam-Ku  
Seoul, Korea 135-882  
Tel: 82-2-554-7200 Fax: 82-2-558-5932 or  
82-2-558-5934

#### Singapore

200 Middle Road  
#07-02 Prime Centre  
Singapore, 188980  
Tel: 65-6334-8870 Fax: 65-6334-8850

#### Taiwan

Kaohsiung Branch  
30F - 1 No. 8  
Min Chuan 2nd Road  
Kaohsiung 806, Taiwan  
Tel: 886-7-536-4818  
Fax: 886-7-536-4803

#### Taiwan

Taiwan Branch  
11F-3, No. 207  
Tung Hua North Road  
Taipei, 105, Taiwan  
Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

### EUROPE

#### Austria

Durisolstrasse 2  
A-4600 Wels  
Austria  
Tel: 43-7242-2244-399  
Fax: 43-7242-2244-393

#### Denmark

Regus Business Centre  
Lautrup høj 1-3  
Ballerup DK-2750 Denmark  
Tel: 45-4420-9895 Fax: 45-4420-9910

#### France

Parc d'Activite du Moulin de Massy  
43 Rue du Saule Trapu  
Batiment A - Ier Etage  
91300 Massy, France  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

#### Germany

Steinheilstrasse 10  
D-85737 Ismaning, Germany  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

#### Italy

Via Quasimodo, 12  
20025 Legnano (MI)  
Milan, Italy  
Tel: 39-0331-742611  
Fax: 39-0331-466781

#### Netherlands

P. A. De Biesbosch 14  
NL-5152 SC Drunen, Netherlands  
Tel: 31-416-690399  
Fax: 31-416-690340

#### United Kingdom

505 Eskdale Road  
Winnersh Triangle  
Wokingham  
Berkshire, England RG41 5TU  
Tel: 44-118-921-5869  
Fax: 44-118-921-5820

02/17/04